


Dual N-Channel Logic Level Enhancement Mode Field Effect Transistor

Product Summary:

BV _{DSS}	20V
R _{DS(on)} (MAX.)	20mΩ
I _D	6A



UIS 100% Tested

Pb-Free Lead Plating & Halogen Free



ABSOLUTE MAXIMUM RATINGS (T_A = 25 °C Unless Otherwise Noted)

PARAMETERS/TEST CONDITIONS		SYMBOL	LIMITS	UNIT
Gate-Source Voltage		V _{GS}	±12	V
Continuous Drain Current	T _A = 25 °C	I _D	6	A
	T _A = 100 °C		4	
Pulsed Drain Current ¹		I _{DM}	24	
Avalanche Current		I _{AS}	10	mJ
Avalanche Energy	L = 0.1mH, I _D =10A, R _G =25Ω	E _{AS}	5	
Repetitive Avalanche Energy ²	L = 0.05mH	E _{AR}	2.5	
Power Dissipation	T _A = 25 °C	P _D	2	W
	T _A = 100 °C		0.8	
Operating Junction & Storage Temperature Range		T _j , T _{stg}	-55 to 150	°C

100% UIS testing in condition of V_D=10V, L=0.1mH, V_G=4.5V, I_L=6A, Rated V_{DSS}=20V N-CH

THERMAL RESISTANCE RATINGS

THERMAL RESISTANCE	SYMBOL	TYPICAL	MAXIMUM	UNIT
Junction-to-Case	R _{θJC}		25	°C / W
Junction-to-Ambient ³	R _{θJA}		62.5	

¹Pulse width limited by maximum junction temperature.

²Duty cycle ≤ 1%

³62.5°C / W when mounted on a 1 in² pad of 2 oz copper.

ELECTRICAL CHARACTERISTICS (T_c = 25 °C, Unless Otherwise Noted)

PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNIT
			MIN	TYP	MAX	
STATIC						
Drain-Source Breakdown Voltage	V _{(BR)DSS}	V _{GS} = 0V, I _D = 250μA	20			V
Gate Threshold Voltage	V _{GS(th)}	V _{DS} = V _{GS} , I _D = 250μA	0.4	0.8	1.2	
Gate-Body Leakage	I _{GSS}	V _{DS} = 0V, V _{GS} = ±12V			±100	nA
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 16V, V _{GS} = 0V			1	μA
		V _{DS} = 16V, V _{GS} = 0V, T _J = 125 °C			25	
On-State Drain Current ¹	I _{D(ON)}	V _{DS} = 5V, V _{GS} = 4.5V	6			A
Drain-Source On-State Resistance ¹	R _{DS(ON)}	V _{GS} = 4.5V, I _D = 6A		17	20	mΩ
		V _{GS} = 2.5V, I _D = 5A		23	28	
Forward Transconductance ¹	g _{fs}	V _{DS} = 5V, I _D = 6A		8		S
DYNAMIC						
Input Capacitance	C _{iss}	V _{GS} = 0V, V _{DS} = 10V, f = 1MHz		560		pF
Output Capacitance	C _{oss}			166		
Reverse Transfer Capacitance	C _{rss}			150		
Total Gate Charge ^{1,2}	Q _g	V _{DS} = 10V, V _{GS} = 4.5V, I _D = 6A		8.5		nC
Gate-Source Charge ^{1,2}	Q _{gs}			1.5		
Gate-Drain Charge ^{1,2}	Q _{gd}			3.5		
Turn-On Delay Time ^{1,2}	t _{d(on)}	V _{DS} = 10V, I _D = 1A, V _{GS} = 4.5V, R _{GS} = 6Ω		12		nS
Rise Time ^{1,2}	t _r			15		
Turn-Off Delay Time ^{1,2}	t _{d(off)}			30		
Fall Time ^{1,2}	t _f			13		
SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS (T _c = 25 °C)						
Continuous Current	I _S				2.3	A
Pulsed Current ³	I _{SM}				9.2	
Forward Voltage ¹	V _{SD}	I _F = I _S , V _{GS} = 0V			1.2	V


¹Pulse test : Pulse Width ≤ 300 μsec, Duty Cycle ≤ 2%.

²Independent of operating temperature.


³Pulse width limited by maximum junction temperature.

Ordering & Marking Information:

Device Name: LB20N02BD for EDFN 3 x 3



Outline Drawing



Dimension in mm

Dimension	A	A1	b	c	D	D1	D2	E	E1	E2	E3	e	L	L1	θ1
Min.	0.70	0	0.24	0.10	2.95	2.25		3.15	2.95	1.65			0.30	0	0°
Typ.	0.80		0.30	0.152	3.00	2.35	0.225	3.20	3.00	1.75	0.575	0.65	0.40		10°
Max.	0.90	0.05	0.35	0.25	3.05	2.45		3.25	3.05	1.85			0.50	0.10	12°

Recommended minimum pads

